Please amend the claims as indicated below:

1-3. (Cancelled)

4. (Currently Amended) A system for verifying a plurality of systems on a plurality of chips, said system comprising:

a hardware emulator <u>for verifying a first system on a chip and a second</u> system on another chip, said hardware emulator comprising:

a first circuitry configured to realize and verify the a first system on a chip, said first circuitry further comprising at least one output port for providing testing verification results from the first circuitry first system on the chip; and

a second circuitry configured to realize <u>and verify the a second</u> system on another chip while <u>the first circuit verifies</u> verifying the first system on chip, the second circuitry <u>directly</u> connected to the first circuitry.

5. (Original) The system of claim 4, wherein the hardware emulator further comprises:

a first interface operably connected to the first circuitry, wherein the first interface provides inputs to the first circuitry and receives outputs from the first circuitry; and

a second interface operably connected to the second circuitry, wherein the second interface provides inputs to the second circuitry and receives outputs from the second circuitry.

6-11. (Cancelled).